SHEET 1 OF 1

OCT 1 6 2003 U.S. DEPARYMENT OF COMMERCE PATENT AND TRADE OFFICE SERIAL NO. ATTOOCKET NO. Form PTO 1449 (Modified) 3490547US2 10/623,563 APPLICANT LIST OF REFERENCES CITED BY APPLICANT Yukio NISHIDA, et al. **GROUP** FILING DATE July 22, 2003 U.S. PATENT DOCUMENTS **EXAMINER DOCUMENT** FILING DATE SUB DATE **CLASS** NAME INITIAL NUMBER CLASS IF APPROPRIATE AA 2002/0100945 A1 08/01/2002 J. A. MANDELMAN, et al. AB AC AD AE ΑF AG AH ΑI AJ ΑK ΑL AM ΑN **FOREIGN PATENT DOCUMENTS DOCUMENT** TRANSLATION DATE COUNTRY NUMBER YES NO AO 2002-222947 08/09/2002 JAPAN (with English extract) Х AP 2002-305287 10/18/2002 JAPAN (with corr. US 2002/1011945 A1) X AQ 9-82958 03/28/97 JAPAN (with English extract) X AR AS AT ΑU ΑV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) T. GHANI, et al., IEDM Technical Digest, pages 415-418, "100 NM GATE LENGTH HIGH PERFORMANCE / LOW POWER AW CMOS TRANSISTOR STRUCTURE", 1999 T. MATSUMOTO, et al., IEDM Technical Digest, pages 219-222, "70 NM SOI-CMOS OF 135 GHz /max WITH DUAL OFFSET-IMPLANTED SOURCE-DRAIN EXTENSION STRUCTURE FOR RF/ANALOG AND LOGIC APPLICATIONS". AX 2001 K. OTA, et al., Extended Abstracts of the 2001 International Conference on Solid State Devices and Materials, pages 148-149, "80 NM HIGH PERFORMANCE CMOSFET WITH LOW GATE LEAKAGE CURRENT USING CONVENTIONAL THIN GATE NITRIC OXIDE", 2001 AZ Additional References sheet(s) attached  $\mathcal{W}$ Examiner **Date Considered** \*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.